Design and Implementation of Efficient Adder based Floating Point Multiplier
نویسنده
چکیده
In this paper a new idea is proposed to increase the speed of single precision floating point multiplier. In floating point multiplication adders are used at different places. The implementation uses efficient adders for compressing the partial products, adding the exponent and at final stage. First different adders are compared based on the delay and then multiplier is designed using the best adder at each stage. The multiplier and the adder modules have been written in Verilog HDL and then synthesized and simulated using Xilinx ISE 14.5 targeted on the Spartan 3E FPGA. The design is verified using chipscopeproanalyzer. Results show that the multiplier speed can be increased if carry save adder is used for adding the partial products and carry select adder for exponent and at final stage.
منابع مشابه
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier using Modified CSA
Due to advancement of new technology in the field of VLSI and Embedded system, there is an increasing demand of high speed and low power consumption processor. Speed of processor greatly depends on its multiplier as well as adder performance. In spite of complexity involved in floating point arithmetic, its implementation is increasing day by day. Due to which high speed adder architecture beco...
متن کاملAn Effective VHDL Implementation of IEEE 754 Floating Point Unit using CLA and Rad-4 Modified Booth Encoder Multiplier
Most of the signal processing algorithms using floating point arithmetic, which requires millions of operations per second to be performed. For such stringent requirement design of fast, precise and efficient circuit is needed. This article present an IEEE 754 floating point unit using carry look ahead adder and radix-4 modified Booth encoder multiplier algorithm and the design is compared in t...
متن کاملAn Efficient Implementation of a Reversible Single Precision Floating Point Multiplier Using 4:3 Compressor
In this paper, we propose an efficient design of a reversible single precision floating point multiplier based on compressor. The single precision floating point multiplier requires the design of an efficient 24x24 bit integer multiplier. In the proposed architecture, the 24x24 bit multiplication operation is fragmented to nine parallel reversible 8x8 bit multiplication modules. In this paper, ...
متن کاملASIC Design of Butterfly Unit Based on Non-Redundant and Redundant Algorithm
Fast Fourier Transform (FFT) processors employed with pipeline architecture consist of series of Processing Elements (PE) or Butterfly Units (BU). BU or PE of FFT performs multiplication and addition on complex numbers. This paper proposes a single BU to compute radix-2, 8 point FFT in the time domain as well as frequency domain by replacing a series of PEs. This BU comprises of fused floating ...
متن کامل